

Notice of References Cited	Application/Control No. 09/867,375	Applicant(s)/Patent Under Reexamination BERTSCH ET AL.	
	Examiner Ayal I Sharon	Art Unit 2123	Page 1 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,239,591	05-2001	Bryant et al.	324/158.1
	B	US-6,418,353	07-2002	Rostoker et al.	700/121
	C	US-6,185,472	02-2001	Onga et al.	700/121
	D	US-6,055,460	04-2000	Shopbell, Marlin L.	700/121
	E	US-5,663,076	09-1997	Rostoker et al.	438/14
	F	US-5,966,312	10-1999	Chen, Vincent Ming Chun	703/6
	G	US-5,719,796	02-1998	Chen, Vincent Ming Chun	703/13
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Kuijstermans, F.C.M. et al. "Defect-Oriented Test Methodology for Complex Mixed-Signal Circuits." Proc. of the 1995 European Conference on Design and Test. 1995. pp.18-23
	V	Strojwas, A.J. "CMU-CAM System." Proc. of the 22 nd ACM/IEEE Conf. on DAC. 1985. pp.319-325.
	W	Lee, Sang-Hoon et al. "An Efficient Statistical Analysis Methodology and Its Application to High-Density DRAMs." PProc. of the 1997 IEEE/ACM Int'l Conf. on CAD. 1997. pp.678-683.
	X	Diez, J.M. et al. "Influence of Manufacturing Variations in Iddq measurements" Proc. of the DAC Conf Europe. 2000. pp.645-649.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/867,375

Applicant(s)/Patent Under
Reexamination
BERTSCH ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 2 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Gibson, D.S. et al. "Using Multivariate Nested Distributions to Model Semiconductor Manuf. Processes." IEEE Transactions on Semiconductor Manuf. Vol.12, No.1, Feb. 1999. pp.53-65.
	V	Heineken, H.T. "Performance - Manufacturability Tradeoffs in IC Design." Proc. of the Conf. of D AC in Europe. 1998. pp.563-569.
	W	Strojwas, A.J. "Design for Manufacturability and Yield". Proc. of the 26 th ACM/IEEE DAC. 1989. pp.454-459.
	X	Michael, C. et al. "A Flexible Statistical Model for CAD of Submicrometer Analog CMOS Integrated Circuits" Proc. of the 1993 IEEE/ACM/ Int'l Conf on CAD. 1993. pp.330-333.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

09/867,375

Applicant(s)/Patent Under
Reexamination
BERTSCH ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 3 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Orshansky, M. et al. "A Statistical Performance Simulation Methodology for VLSI circuits." Proc. of the 35 th Annual DAC> 1998. pp.402-407.
	V	Abel, C.J. et al. "Characterization of Transistor Mismatch for Statistical CAD of Submicron CMOS Analog Circuits." Int'l Symposium on Circuits and Systems. 1993. pp.1401-1404.
	W	Felt, E. et al. "Hierarchical Statistical Characterization of Mixed-Signal Circuits Using Behavioral Modeling." Proc. of the 1996 IEEE/ACM Int'l Conf. on CAD. 1997. pp.374-380.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.